-
-
Hardware Design
Transfer DSW has its own electronics laboratory with and ESD-safe work environment and test and measurement equipment.
-
-
-
PCB Testing
By combining a structural test based on boundaryscan in combination with a bed of nails a higher test coverage is reached.
-
-
-
Software Design
Transfer DSW B.V. has experience in developing embedded software. We do this for our own development and for third party projects.
-
-
-
Authorized Application Providers (A.A.P)
Transfer DSW B.V has been designated by JTAG Technologies as one of the Authorized Application Providers (A.A.P).
-
-
Training View our complete agenda
-
-
12 Dec 2019
-
Designing with an ARM-based SoC
Learn to design a system containing the ARM® Cortex®-A9 Hard Processor System (HPS) on Cyclone® V, Arria® V, & Arria 10 SoCs.Sign up
-
-
-
13 Jan 2020
-
Introduction to VHDL
With this training, a good fundament will be created for the usage of VHDL for designing complex digital designs.Sign up
-
-
-
14 Jan 2020
-
Advanced VHDL Design Techniques
During the training the base knowledge will be refreshed and new VHDL aspects will be adressed.Sign up
-
-
-
15 Jan 2020
-
Intel® Quartus® Prime Software: Foundation
You will learn how to use the Intel® Quartus® Prime software to develop an FPGA design from initial design to device programmingSign up
-
-
-
16 Jan 2020
-
Introduction to the Platform Designer System Integration Tool (Qsys)
This class will teach you how to quickly build designs for Altera FPGAs using Alteras Qsys system-level integration tool.Sign up
-
-
-
20 Jan 2020
-
Designing with Nios® II Processor
This course will teach you to embed a Nios® II 32-bit microprocessor soft core into your FPGA design.Sign up
-
-
-
22 Jan 2020
-
Intel® Quartus® Prime Software: Timing Analysis with Timing Analyzer
You will learn how to constrain & analyze a design for timing using the timing analyzer in the Intel® Quartus® Prime Software.Sign up
-
-
-
03 Feb 2020
-
Introduction to VHDL
With this training, a good fundament will be created for the usage of VHDL for designing complex digital designs.Sign up
-
-
-
04 Feb 2020
-
Advanced VHDL Design Techniques
During the training the base knowledge will be refreshed and new VHDL aspects will be adressed.Sign up
-
-
-
05 Feb 2020
-
Intel® Quartus® Prime Software: Foundation
You will learn how to use the Intel® Quartus® Prime software to develop an FPGA design from initial design to device programmingSign up
-
-
-
06 Feb 2020
-
Introduction to the Platform Designer System Integration Tool (Qsys)
This class will teach you how to quickly build designs for Altera FPGAs using Alteras Qsys system-level integration tool.Sign up
-
-
-
11 Feb 2020
-
Designing with Nios® II Processor
This course will teach you to embed a Nios® II 32-bit microprocessor soft core into your FPGA design.Sign up
-
-
-
13 Feb 2020
-
Intel® Quartus® Prime Software: Timing Analysis with Timing Analyzer
You will learn how to constrain & analyze a design for timing using the timing analyzer in the Intel® Quartus® Prime Software.Sign up
-
-
-
09 Mar 2020
-
Introduction to VHDL
With this training, a good fundament will be created for the usage of VHDL for designing complex digital designs.Sign up
-
-
-
10 Mar 2020
-
Advanced VHDL Design Techniques
During the training the base knowledge will be refreshed and new VHDL aspects will be adressed.Sign up
-
-
-
11 Mar 2020
-
Intel® Quartus® Prime Software: Foundation
You will learn how to use the Intel® Quartus® Prime software to develop an FPGA design from initial design to device programmingSign up
-
-
-
12 Mar 2020
-
Introduction to the Platform Designer System Integration Tool (Qsys)
This class will teach you how to quickly build designs for Intel® FPGA devices using the Platform Designer system integration tool (formerly known as Qsys).Sign up
-
-
-
23 Mar 2020
-
Designing with Nios® II Processor
This course will teach you to embed a Nios® II 32-bit microprocessor soft core into your FPGA design.Sign up
-
-
-
25 Mar 2020
-
Intel® Quartus® Prime Software: Timing Analysis with Timing Analyzer
You will learn how to constrain & analyze a design for timing using the timing analyzer in the Intel® Quartus® Prime Software.Sign up
-